

BEST AVAILABLE COPY
PATENT ABSTRACTS OF JAPAN

(11)Publication number : **11-353205**

(43)Date of publication of application : **24.12.1999**

(51)Int.Cl. **G06F 11/28**

(21)Application number : **10-170528**

(71)Applicant : **RICOH CO LTD**

(22)Date of filing : **04.06.1998**


(72)Inventor : **KADOWAKI YUKIO**
OTEGI SUGITAKA
NAKAMURA KEIJI
HIRAI TAKAYASU

(54) PROCESSOR BUILT-IN TRACE MEMORY

(57)Abstract:

PROBLEM TO BE SOLVED: To trace a fast LSI in real time by dividing a branch destination address by the number of stages of a pipeline and storing the divided branch destination addresses and a specific bit representing branching in a trace memory in a pipeline hazard period.

SOLUTION: The branch destination address is divided by the number of stages of the pipeline and the divided branch destination addresses are stored in the trace memory in the pipeline hazard period. A decision bit for discriminating a branch instruction and a sequential instruction is used in such a way that '0' is stored for the branch instruction and '1' for sequential instruction instead of storing a program address. With the said trace result, many execution histories can be stored by using small memory capacity. Further, a branch source address can easily be specified on an in-circuit emulator(ICE) side by counting the number of '1' of the branch destination address and decision bits.



LEGAL STATUS

BEST AVAILABLE COPY

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office